От: D&R SoC NewsAlert [SoC-NewsAlert@design-reuse.com]
Отправлено: 8 февраля 2005 г. 14:33
Кому: Michael Dolinsky
Тема: D&R SoC News Alert - February 8, 2005
DR SoC News Alert
Design And ReuseDesign And ReuseDesign And Reuse
EETimes Network
February 8, 2005    


Michael,
Welcome to issue of February 8, 2005 of D&R SoC News Alert, our email update to provide you with the latest news and information in the System-On-Chip Community.

SPONSORED BY: SILICON IMAGE

SATA, HDMI and DVI cores are now available for license from Silicon Image, the leader and standards creator in high-speed serial communications designs. Proven cores with over 100 million chips shipped. Comprehensive design support and deliverables ensure smooth integration into your designs.
Click to learn more about Silicon Image's cores.

Hi-Speed USB On-The-Go Controller Subsystem from Synopsys
Ultra Low Power WMA Decoder with 10 Bands Equalizer ASIC/FPGA Core from Silicon Ocean
Lossless JPEG Decoder Core from CAST
Dual 10-bit 80 MSPS DAC in TSMC 0.18um from Nordic Semiconductor
MPEG-1 / MPEG-2 Layer 3 Decoder for Texas Instruments DSP from ATEME
Wanted IPs :
  • E1 framer/deframer compliant with G704 & G706
  • A comprehensive approach for verification of OCP-based SoCs
    SoCs Let Designers Re-Architect Next-Gen Transport Equipment
    NetComposer-II: High performance Structured ASIC Programmable NPU platform for layer 4-7 applications
    Adapting Ethernet Controllers to Meet Embedded Networking Needs
    Third-party IP: A shaky foundation for SOC design
    IP/SOC PRODUCTS
    STMicro debuts RISC-based configurable SoC
    Impinj Announces Availability of AEFuse Memory √ World's First Multi-Time Programmable Fuse in Standard Logic CMOS
    Synopsys Reduces Area and Power With Lowest Gate Count, Modular Hi-Speed USB On-The-Go Core
    Athena introduces world's fastest video cross correlator
    M2000 Intros Largest 90nm eFPGA
    Arithmatica Develops Integrated Flow with Cadence Encounter RTL Compiler to Accelerate Design and Verification of Math-Critical Chip
    Chipidea announces the USB-IF certification of a USB High Speed PHY in TSMC 90nm
    Kilopass to Provide Tower Semiconductor Silicon-Proven Field-Programmable Non-Volatile Memory for 0.18-Micron CMOS Process
    eInfochips Expands Verification IP Portfolio With Ultra-Wide-Band -- UWB -- and Serial Attached SCSI -- SAS -- Verification Components
    DEALS
    Imagination Technologies and Texas Instruments Extend Licensing Agreement
    Cell Processor Uses Rambus High Speed Interface Solutions
    Toshiba adopts SonicsMX for next generation handheld chips
    BUSINESS
    Freescale Strengthens 3G Leadership; Acquires Assets of PrairieComm, Inc.
    Silicon Image Ships 100 millionth chip to ATI
    Network-on-chip startup to receive $2 million from government
    The LogicWorks to distribute PLD Applications IP products in Eastern US and Canada
    LSI Logic Launches ZSP Foundry Program; Broadens Access to DSP Technology for Fabless Semiconductor Companies
    FINANCIAL RESULTS
    Aware, Inc. Reports 2004 Fourth Quarter and Annual Financial Results
    CEVA Announces Record Fourth Quarter Revenue and Earnings
    PEOPLE
    Carmel Vernia to Step Down as Chairman and CEO of Tower Semiconductor Board Carmel Vernia to Step Down as Chairman and CEO of Tower Semiconductor Board
    Brian Bailey joins Poseidon Design Systems technical advisory board
    EMBEDDED SYSTEMS
    Renesas Technology Releases SH-Mobile3A Application Processor for Mobile Phones with Support for Terrestrial Digital TV Broadcasts and 5-Megapixel Camera Modules
    IBM, Sony, Toshiba tip 'Cell' processor at 90-nm
    Patriot Scientific announces GNU-C/C++ compiler sofware for IGNITE-based embedded processor applications
    UbiNetics unveils PUMA 3G modem platform to speed up availability of 3G handsets
    ARC International's ARCsound Audio Subsystem Approved by Dolby Laboratories and Microsoft
    Xilinx Delivers Industry's Fastest Microcontroller With New PowerPC-Based UltraController-II Reference Design
    FOUNDRIES
    SMIC Joins LSI Logic ZSP Foundry Program Expanding Access to DSP Technology
    UMC Joins the ZSP Foundry Program; Adds the ZSP400 Core to Its Library of Intellectual Property
    FPGA/CPLD
    Xilinx Releases Production Virtex-4 FPGAs
    Xilinx Platform FPGAs Enable Latest 160 Gbps Switch Fabric From TeraChip
    EDA
    Giga Scale IC Launches ChipEstimate.com, Offers Electronic Designers Free Chip Estimation Tool - InCyte uses IP from MOSAID, Virtual Silicon and others
    OTHER
    MOSAID Semiconductor IP Featured in InCyte EDA Tool
    Spansion, ARM, NanoAmp, Smedia, Speadtrum and Toshiba form organization to streamline memory validation and test
    And the winner is: ATEME's H.264

    SPONSORED BY: AAI Avnet ASIC Israel

    AAI is:
    Your 'One-Stop" supplier for RTL => GDSII design flow and GDSII => samples => mass production turnkey manufacturing services.

    AAI works for:
    Fabless design houses and electronic system companies, developing advanced SoC devices.

    AAI works with:
    Best industry suppliers in newest technologies (0.18u, 0.13u, 90nm).

    Visit us at www.avnet-asic.com or contact info@avnet-asic.com


    D&R Silicon IP / SoC Catalog :
    The world's largest directory of Silicon IP (Intellectual Property), SoC Configurable Design Platforms and SOPC Products from 200 vendors

    D&R Software IP Catalog :
    A catalog of Hardware dependent Software (HdS) ranging from embedded OS to Communication Stacks and Application Software

    D&R Verification IP Catalog :
    Speed up your verification of protocol-centric designs by finding the specific Verification IP you need (already more than 100 products listed !!!)



    Search for Silicon IP

    Search for Verification IP

    Search for Software IP

    Find an Expert

    Industry Articles

    Latest News

    Tool Demos

    Free IP Cores


    DESIGN AND REUSE S.A.

    Corporate Headquarters:
    12 rue Ampere
    BP 267
    38 016 Grenoble Cedex 1
    FRANCE
    Tel: +33 476 21 31 02
    Fax: +33 476 49 00 52

    US office:
    5600 Mowry School Road
    Suite 180
    Newark, CA 94560
    USA
    Tel: +1 510 656 1445
    Fax: +1 510 656 0995


    REGISTER:
    If this newsletter was forwarded to you by a colleague, you can have it sent directly to you at no cost. To register for D&R SoC News Alert, go to: http://www.us.design-reuse.com/users/signup.php

    UPDATE YOUR PROFILE / UNSUBSCRIBE :
    You are subscribed as dolinsky@gsu.by and you receive this Alert once a week in html format.

    * If you wish to unsubscribe, you can do it there: http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    * If you need to change the e-mail address at which you receive this newsletter, you can do it there

    * If you need to update your user profile for receiving this letter on another time basis or in another format, you can do it there:
    http://www.us.design-reuse.com/users/alert.php?u=32546&e=dolinsky@gsu.by

    The SoC News Alert can be delivered :
    - Twice a week, once a week or once a month
    - In html or text format

    COMMENTS / SUGGESTIONS / QUESTIONS:
    Anything about the contents of this alert can be directed to : support@design-reuse.com

    PASS IT ON. . .
    Feel free to forward this newsletter to your colleagues.